



Given the following design



- What are the effective setup and hold times for the following circuit?
 - $T_{\text{setup}} = 4 \text{ ns}$, $T_{\text{hold}} = 1 \text{ ns}$
 - $T_{\text{setup}} = 3 \text{ ns}$, $T_{\text{hold}} = 0 \text{ ns}$
 - $T_{\text{setup}} = 3 \text{ ns}$, $T_{\text{hold}} = 1 \text{ ns}$
 - $T_{\text{setup}} = 2 \text{ ns}$, $T_{\text{hold}} = 0 \text{ ns}$
- What is the maximum operating frequency of the above circuit?
 - 250 MHz
 - 80 MHz
 - 125 MHz
 - 166.7 MHz
- What does the above circuit function as?
 - D flip flop with enable
 - T flip flop
 - JK flip flop
 - SR flip flop
- Which equation best describes the maximum clock frequency in a synchronous system
 - $\text{Max Freq} = 1 / (T_{\text{prop_delay}} + T_{\text{su}} + T_{\text{hold}})$
 - $\text{Max Freq} = 1 / (T_{\text{prop_delay}} + T_{\text{su}} + T_{\text{co}} + T_{\text{hold}})$
 - $\text{Max Freq} = 1 / (T_{\text{su}} + T_{\text{co}} + T_{\text{hold}} + T_{\text{clock_skew}})$
 - $\text{Max Freq} = 1 / (T_{\text{prop_delay}} + T_{\text{su}} + T_{\text{co}} + T_{\text{clock_skew}})$
 - $\text{Max Freq} = 1 / (T_{\text{prop_delay}} + T_{\text{su}} + T_{\text{hold}} + T_{\text{co}} + T_{\text{clock_skew}})$
- Which one of the following could more likely cause soft error in memory element?
 - Cosmic particles
 - IR drop
 - Ground bounce
 - Cross talk



6. What is the setup margin for flop2?

- A. 8.95ns
- B. 9.55ns
- C. 0.85ns
- D. 7.75ns

7. What is the hold margin for flop2?

- A. 0.5ns
- B. 0.1ns
- C. -0.10ns
- D. 9.9ns